

In the Claims:

1. Canceled.
2. (Currently Amended) The method according to Claim 4 4 wherein:
two of the fetched unfused instructions are combined into a the control word.
3. (Currently Amended) The method according to Claim 4 4 further comprising;
issuing the control word to an execution unit.
4. (Currently Amended) ~~The A~~ method according to ~~Claim 1~~ for operating a pipeline in a processor comprising:
fetching a number of unfused instructions, said number of fetched unfused instructions being greater than the number of execution units in a processor, and
combining a plurality of the fetched unfused instructions into a control word which can be processed by one execution unit;
wherein said processor has four execution units and said pipeline fetches at least five unfused instructions.
5. (Previously Presented) The method according to Claim 4 wherein;
said pipeline fetches eight unfused instructions.

6. (Original) The method according to Claim 4 wherein;

said pipeline checks instructions for conflicts and issues valid control words to said execution units.
7. (Original) The method of Claim 6 wherein;

said pipeline issues control words to all four execution units.
8. (Previously Presented) A processor comprising:

an instruction pipeline having a first stage which fetches and decodes a number of unfused instructions, the number of unfused instructions fetched and decoded by said first stage being greater than the number of execution units in said processor, and

fusing logic in a second stage of said pipeline combining a plurality of said decoded unfused instructions into a control word which can be executed by one execution unit.
9. (Original) The processor of Claim 8 further including;

an issue slot in said second stage for coupling said control word to following stages of said pipeline.
10. (Original) The processor of Claim 9 further including;

an execution unit in a third stage of said pipeline receiving and executing the control word.

11. (Previously Presented) The processor of Claim 8 wherein;
said processor comprises four execution units and said first pipeline stage fetches at least five unfused instructions.
12. (Previously Presented) The processor of Claim 11 wherein;
said first pipeline stage fetches eight unfused instructions.
13. (Previously Presented) The processor of Claim 8 further comprising;
grouping logic in said second stage checking said unfused instructions for conflicts and issuing only valid control words.
14. (Original) The processor of Claim 13 wherein;
said processor comprises four issue slots receiving valid control words.
15. (Original) The processor of Claim 14 wherein;
said processor issues control words to all four execution units in one clock cycle.
16. (Original) The processor of Claim 14 wherein said processor comprises;
four execution units, each receiving control words from one of said issue slots.

17. (Previously Presented) A system for coupling instructions from memory to execution units in a processor comprising;

fetching means for fetching and decoding a number of unfused instructions, the number of unfused instructions fetched and decoded by said fetching means being greater than the number of execution units in said processor, and

fusing means for combining a plurality of said fetched and decoded unfused instructions into a control word which can be executed by one execution unit.

18. (Previously Presented) The system of Claim 17 further comprising;

grouping means for checking said fetched and decoded unfused instructions for conflicts which would prevent simultaneous execution of said instructions.

19. (Original) The system of Claim 18 further comprising;

issue means for issuing control words which may be executed simultaneously to a plurality of said execution units.

20. (Original) The system of Claim 19 wherein;

said processor comprises four execution units and

said issue means includes slots for issuing a control word to each execution unit.

21. (Previously Presented) The system of Claim 20 wherein;

said fetching means fetches eight unfused instructions simultaneously.

22. (Currently Amended) The method according to Claim 4 4, wherein combining a plurality of unfused instructions into a control word which can be processed by one execution unit further comprises:

combining, into said control word, a plurality of non-conflicting unfused instructions capable of being executed simultaneously.

23. (Currently Amended) The method according to Claim 4 4, wherein combining a plurality of unfused instructions into a control word which can be processed by one execution unit further comprises:

combining, into said control word, a plurality of conflicting unfused instructions incapable of being executed simultaneously.

24. (Currently Amended) The method according to Claim 4 4, wherein combining a plurality of unfused instructions into a control word which can be processed by one execution unit further comprises:

combining, into said control word, a plurality of unfused instructions, each of which modifies a common register.

25. (Currently Amended) ~~The A method according to Claim 1, and further comprising for operating a pipeline in a processor comprising:~~

fetching a number of unfused instructions, said number of fetched unfused instructions being greater than the number of execution units in a processor,

combining a plurality of the fetched unfused instructions into a control word which can be processed by one execution unit; and

returning unfused instructions which cannot be combined and processed by one execution unit;

wherein said returned unfused instructions are included in a next fetching of a number of unfused instructions greater than the number of execution units in a processor.

26. (Previously Presented) The processor of Claim 8, wherein said fusing logic in said second stage of said pipeline further comprises grouping and fusing logic for combining, into said control word, a plurality of non-conflicting unfused instructions capable of being executed simultaneously.

27. (Previously Presented) The processor of Claim 8, wherein said fusing logic in said second stage of said pipeline further comprises grouping and fusing logic for combining, into said control word, a plurality of conflicting unfused instructions incapable of being executed simultaneously.

28. (Previously Presented) The processor of Claim 8, wherein said fusing logic in said second stage of said pipeline further comprises grouping and fusing logic for combining, into said control word, a plurality of unfused instructions, each of which modifies a common register.

29. (Previously Presented) The system of Claim 17, wherein said fusing means further comprises:

grouping and fusing means for combining, into said control word, a plurality of non-conflicting unfused instructions capable of being executed simultaneously.

30. (Previously Presented) The system of Claim 17, wherein said fusing means further comprises:

grouping and fusing means for combining, into said control word, a plurality of conflicting unfused instructions incapable of being executed simultaneously.

31. (Previously Presented) The system of Claim 17, wherein said fusing means further comprises:

grouping and fusing means for combining, into said control word, a plurality of unfused instructions, each of which modifies a common register.

32. (Currently Amended) The system of Claim 28 17, and further comprising:
return means for returning unfusable instructions to said memory;
said fetching means fetching and decoding said returned unfusable instructions in
a next fetch from said memory.
33. (New) The method according to Claim 4, and further comprising:
returning unfused instructions which cannot be combined and processed by one
execution unit;
wherein said returned unfused instructions are included in a next fetching of a
number of unfused instructions greater than the number of execution units in a
processor.
34. (New) The method according to Claim 25 wherein:
two of the fetched unfused instructions are combined into the control word.
35. (New) The method according to Claim 25 further comprising:
issuing the control word to an execution unit.
36. (New) The method according to Claim 25 wherein:
said processor has four execution units and said pipeline fetches at least five
unfused instructions.

37. (New) The method according to Claim 36 wherein:

said pipeline fetches eight unfused instructions.

38. (New) The method according to Claim 36 wherein:

said pipeline checks instructions for conflicts and issues valid control words to said execution units.

39. (New) The method according to claim 38 wherein:

said pipeline issues control words to all four execution units.

40. (New) The method according to Claim 25, wherein combining a plurality of unfused instructions into a control word which can be processed by one execution unit further comprises:

combining, into said control word, a plurality of non-conflicting unfused instructions capable of being executed simultaneously.

41. (New) The method according to Claim 25, wherein combining a plurality of unfused instructions into a control word which can be processed by one execution unit further comprises:

combining, into said control word, a plurality of conflicting unfused instructions incapable of being executed simultaneously.

42. (New) The method according to Claim 25, wherein combining a plurality of unfused instructions into a control word which can be processed by one execution unit further comprises:

combining, into said control word, a plurality of unfused instructions, each of which modifies a common register.